TO SEPARATE, FOLD TOP AND BOTTOM EDGES, SNAP–APART AND REMOVE CARBON

660,016

FORM PTO-892 (REV. 2-92) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	SERIAL NO. 08/~~124,980~~	GROUP ART UNIT 2304	ATTACHMENT TO PAPER NUMBER 3
NOTICE OF REFERENCES CITED	APPLICANT(S) Jack D. Pippin		

U.S. PATENT DOCUMENTS

*		DOCUMENT NO.	DATE	NAME	CLASS	SUB-CLASS	FILING DATE IF APPROPRIATE
	A	4,779,161	10/18/88	DeShazo, Jr.	361	106	
	B	4,787,007	11/22/88	Matsumura et al.	361	98	
	C	4,789,819	12/6/88	Nelson	323	314	
	D	4,903,106	2/20/90	Fukunaga et al.	357	43	
	E	4,935,864	6/19/90	Schmidt et al.	363	141	
	F	5,087,870	2/11/92	Salesky et al.	323	276	
	G	5,149,199	9/22/92	Kinoshita et al.	374	178	
	H	5,170,344	12/8/92	Beaton et al.	364	400	
	I	5,283,631	2/1/94	Koerner et al.	307	451	
	J	5,325,286	6/28/94	Wang et al.	364	557	
	K	5,359,236	10/25/94	Giordano et al.	307	310	

FOREIGN PATENT DOCUMENTS

*		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB-CLASS	PERTINENT SHTS. DWG	PERTINENT PP. SPEC.
	L								
	M								
	N								
	O								
	P								
	Q								

OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)

	R	Allen and Holberg, "CMOS Analog Circuit Design," HRW, pp. 539-549, 1987
	S	
	T	
	U	

EXAMINER	DATE
Thai Phan	3/28/95

* A copy of this reference is not being furnished with this office action.
(See Manual of Patent Examining Procedure, section 707.05 (a).)